By Topic

An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Koichiro Noguchi ; Kobe Univ., Kobe ; Makoto Nagata

An on-chip multichannel waveform monitoring technique enhances built-in test and diagnostic capabilities of systems- on-a-chip (SoC) integration. The proposed multichannel monitor includes multiple probing front-end modules and a single shared waveform acquisition kernel that consists of an incremental variable step delay generator and an incremental reference voltage generator, featuring adaptive sample time generation for the operation of a target circuit and unidirectional waveform acquisition flow for area-efficient control. A 16-channel prototype in 0.18-mum CMOS technology demonstrated on-chip waveform acquisition at 40-ps and 200-muV resolutions. Combined on- and off-chip streamed-bit processing achieves background continuous waveform acquisition at 260 ms per single timing point for repetitive signals, while eliminating the integration of on-die high-capacity memory. A 700 mum times 600 mum area was occupied by a waveform acquisition kernel and an additional 60 mum times 100 mum area for each front-end module. The developed on-chip multichannel waveform monitoring technique is waveform accurate, area efficient, and suitable for diagnosis toward power supply and signal integrity in analog and digital circuits in mixed-signal SoC integration.

Published in:

IEEE Transactions on Very Large Scale Integration (VLSI) Systems  (Volume:15 ,  Issue: 10 )