Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Implementation of Linear Algebra Algorithms in FPGA-based Rational Fraction Arithmetic Units

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Maslennikow, O. ; Dept. of Electron., Tech. Univ. of Koszalin, Koszalin ; Ratuszniak, P. ; Sergyienko, A.

In this paper, two fixed size processor array architectures, which are destined for realization of several linear algebra algorithms, are proposed. In order to implementation of these architecture in modern FPGA devices, the arithmetic unit (AU) operating in the rational fraction arithmetic is designed, which is adapted to realization in the Xilinx reconfigurable platforms Virtex II or Virtex 4 families. It allows to reduce the hardware complexity of the new AU up to 4,5 times in comparison with similar AUs operating with float-point numbers, without decreasing of AU performance and increasing round off errors.

Published in:

CAD Systems in Microelectronics, 2007. CADSM '07. 9th International Conference - The Experience of Designing and Applications of

Date of Conference:

19-24 Feb. 2007