By Topic

Design of FPGA-based Residue Number System Converters for Digital Signal Processing Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Maslennikow, O. ; Dept. of Electron., Tech. Univ. of Koszalin, Koszalin ; Maslennikowa, N. ; Rajewska, M. ; Gretkowski, D.
more authors

In this paper, two new and simple structures of the q-operands multi-operand modular adder have been proposed, which are adapted to realization in the Xilinx FPGA devices. The main purpose of new MOMA designs has been the reduction of hardware complexity of MOMAs by means reduction of a ROM volume. New adders are used in the residue number system converters based on the current-mode gates. This technology allows on further reduction of their hardware complexity in comparison with their prototypes based on the classical CMOS gates.

Published in:

CAD Systems in Microelectronics, 2007. CADSM '07. 9th International Conference - The Experience of Designing and Applications of

Date of Conference:

19-24 Feb. 2007