By Topic

Real-time characteristics of Switched Ethernet for "1553B"-Embedded Applications: Simulation and Analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mifdaoui, A. ; Toulouse Univ., Toulouse ; Frances, F. ; Fraboul, C.

In our previous work, Full Duplex Switched Ethernet was put forward as an attractive candidate to replace the MIL-STD 1553B data bus, in next generation "1S53B"-embedded applications. An analytic study was conducted, using the Network Calculus formalism, to evaluate the deterministic guarantees offered by our proposal. Obtained results showed the effectiveness of traffic shaping techniques, combined with priority handling mechanisms on Full Duplex Switched Ethernet in order to satisfy 1553B-like real-time constraints. In this paper, we extend this work by the use of simulation. This gives the possibility to capture additional characteristics of the proposed architecture with respect to the analytical study, which was basically used to evaluate worst cases and deterministic guarantees. Hence, to assess the real-time characteristics of our proposed interconnection technology, the results yielded by simulation are discussed and average latencies distributions are considered.

Published in:

Industrial Embedded Systems, 2007. SIES '07. International Symposium on

Date of Conference:

4-6 July 2007