By Topic

The Implementation of a Hybrid-Execute-In-Place Architecture to Reduce the Embedded System Memory Footprint and Minimize Boot Time

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Benavides, T. ; California State Univ., Sacramento ; Treon, J. ; Hulbert, J. ; Chang, W.

Success in the embedded world revolves around two key concepts: cost effectiveness and performance. The ability for an operating system to boot quickly combined with speedy application usage at runtime is important with regards to consumer unit adoption. The most common memory sub-system setup in cellular phone architectures today is what is called an eXecute-In-Place architecture. This type of memory sub-system defines the execution of code and data, directly from NOR flash memory. An additional memory architecture of choice is called a store and download architecture. This is a memory sub-system where the code gets copied to RAM at boot time and executes out of the RAM. This paper explores the addition of a new memory usage model called the balanced XIP system, The result is a. system that combines a small RAM memory requirement with a performance increase for improved targeted application and boot time execution.

Published in:

Information Reuse and Integration, 2007. IRI 2007. IEEE International Conference on

Date of Conference:

13-15 Aug. 2007