By Topic

1-V Ultra-Low-Power CMOS LC VCO with Dynamic Body Biasing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zheng Wang ; ECE Department, NC A&T State University, Greensboro, NC 27411, Email: ; Huseyin S. Savci ; James Griggs ; Numan S. Dogan

Ultra-low power analog/RF CMOS circuits are critical for battery-operated electronics. The current reuse technique for CMOS LC VCO design has the benefit of low current consumptions, meeting the requirement of low-voltage and low-power applications. The advantage of this technique comes with the price of severe drain current sensitivity to process and power supply variations. This paper presents a body biasing technique, which dynamically adjusts the threshold voltage to overcome the process and supply variations. The simulation results show that with the proposed technique the variations in current consumption due to uncertainty of the process parameters and supply voltage deviations could be successfully compensated. The current consumption of the additional feedback circuit is a small percentage of the overall current consumption (<5%). The phase noise and FOM performance are not degenerated by the additional feedback circuit.

Published in:

2007 International Symposium on Signals, Circuits and Systems  (Volume:1 )

Date of Conference:

13-14 July 2007