By Topic

Programming an FPGA-based Super Computer Using a C-to-VHDL Compiler: DIME-C

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Genest, G. ; Nallatech Ltd., Glasgow ; Chamberlain, R. ; Bruce, R.

Since their invention in the 1980s, the logic density of FPGAs has increased exponentially with time. This increase of logic density first led to the development of synthesisable HDLs, and is now leading to the development of high-level languages that target FPGAs (FPGA HLLs). There is now a range of C-to-VHDL compilers, FPGA HLLs that use variant of the ANSI C syntax as their input. These languages have many features in common, as well as distinguishing features. The authors present Nallatech's DIME-C compiler, its features and its novelties. The DIME-C compiler has been used to program a 64-node FPGA supercomputer created as part of the FPHCA project [7]. Using DIME-C to program the supercomputer resulted in significant performance increases (up to 11 Ox) and increased productivity. Some conclusions on design methodology are then drawn.

Published in:

Adaptive Hardware and Systems, 2007. AHS 2007. Second NASA/ESA Conference on

Date of Conference:

5-8 Aug. 2007