By Topic

Enhancements of reconfigurable System-on-Chip Data Processing Units for Space Application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Osterloh, B. ; Tech. Univ. Braunschweig, Braunschweig ; Michalik, H. ; Fiethe, B. ; Bubenhagen, F.

Data Processing Units (DPUs) in space application as a reconfigurable System-on-Chip solution (SoC) based on a FPGA have been already successfully demonstrated in the Venus Express mission, providing the capability of flexibility and reliability for system design. An enhanced reconfigurable System-on-Chip solution for future space missions also includes the ability to re-program hardware functions even in-flight. The reconfigurable System-on- Chip solution is introduced and the flexibility and reliability of this approach are outlined. Furthermore the requirements for an enhanced SoC design with in-flight reconfigurability for space application are presented.

Published in:

Adaptive Hardware and Systems, 2007. AHS 2007. Second NASA/ESA Conference on

Date of Conference:

5-8 Aug. 2007