By Topic

Scalable Router Memory Architecture Based on Inter-leaved DRAM: Analysis and Numerical Studies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Feng Wang ; Hong Kong Univ. of Sci. & Technol., Hong Kong ; Hamdi, M.

Routers need buffers to store and forward packets, especially when there is network congestion. With current memory technology, neither the SRAM nor the DRAM alone is suitable for high-speed Internet routers that require both large capacity and fast access time. Some previous work has been carried out to combine the two technologies together and made a hybrid memory system [S. Iyer et al., 2001]. In this paper, we base the router memory on the interleaved DRAM architecture and propose an efficient memory management algorithm (CM-MMA) for it. The main advantage of the CM-MMA is that it can scale to a very large capacity while only employing small enough SRAM to guarantee a fast access time. The CM-MMA is also more responsive to traffic than previously proposed solutions, especially in light traffic situations. We perform both analysis and numerical studies to the CM-MMA. We also show simulation results that conform to them very well.

Published in:

Communications, 2007. ICC '07. IEEE International Conference on

Date of Conference:

24-28 June 2007