By Topic

Design Space Exploration Comparing Homogeneous and Heterogeneous Network-on-Chip Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Marcio Kreutz ; Universidade Federal do Rio Grande do Sul - UFRGS/PPGC, Av. Bento Gonçalves, 9500. Prédio 43412 / Bloco IV - CEP: 91501-970 - Porto Alegre - RS - BRAZIL. kreutz@inf.ufrgs.br ; Cesar A. Marcon ; Luigi Carro ; Flavio Wagner
more authors

Networks-on-chip (NoCs) are communication architecture alternatives for complex systems-on-chip (SoCs) designs, due to their high scalability and bandwidth. In this paper, we consider a heterogeneous NoC as an alternative to match performance and energy requirements for dedicated applications. By employing an optimized mix of different routers, a heterogeneous network optimized for latency and energy consumption is achieved. A dedicated data structure, the application communication pattern (ACP), models the application, enabling the specification of the communication requirements among cores, together with their execution performance. ACP allows fast analysis, helping the system designer to evaluate the communication performance of a NoC-based system; this performance strongly depends on the placement of the cores, and it is computationally hard to find the optimal placement. An optimization algorithm mixes different router architectures $composing a heterogeneous NoC - and finds optimal placements for application cores. Therefore, a heterogeneous NoC can be achieved, which complies to the application requirements with minimum latency and energy, enabling one to obtain the Pareto curve relating latency and energy for a given application

Published in:

2005 18th Symposium on Integrated Circuits and Systems Design

Date of Conference:

4-7 Sept. 2005