Cart (Loading....) | Create Account
Close category search window

System Level Optimization of Static Power Consumption in Nano-CMOS Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
1 Author(s)
Helms, D. ; Oldenburg Research and Development Institute for Information Technology Tools and Systems, Escherweg 2, 26121 Oldenburg, Germany. E-mail:

Recent design techniques reducing leakage currents at all levels of abstraction are presented. Leakage reduction techniques can be divided by their applicability and the abstraction level into 3 main classes [1]: improved devices, trade off techniques, and leakage management. This work will detail on each of these classes.

Published in:

Mixed Design of Integrated Circuits and Systems, 2007. MIXDES '07. 14th International Conference on

Date of Conference:

21-23 June 2007

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.