By Topic

Parallel Implementation for 3-D CT Image Reconstruction on Cell Broadband Engine

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Masaharu Sakamoto ; Tokyo Research Laboratory, IBM Research, 1623-14 Shimo-tsuruma, Yamato-shi, Kanagawa-ken, Japan, 242-8502. +81-46-215-4599. ; Masana Murase

Cone-beam X-ray computed tomography (CT) is attracting increasing attention due to its applications in medicine, biomedical sciences, material engineering, and nondestructive industrial evaluation. Rapid volumetric image reconstruction is highly desirable in all these fields for prompt visualization and analysis of complex structures of interest. However, in most applications, volumetric image reconstruction is still a very demanding computational task. The cell broadband engine architecture (CBEA) is a novel microprocessor architecture designed to provide power-efficient and cost-effective high-performance processing for some of the world's most demanding applications, including next generation game consoles. Applications that show special promise of benefiting from CBEA are medical imaging, security and surveillance, digital media, entertainment, communications, and selected scientific workloads. We implemented 3-D CT image reconstruction on the CBEA. However, the programming scheme of CBEA is different from single-core architectures. To archive peak performance on CBEA, coding optimizations are needed by exploiting the unique features of the hardware. In this paper, we describe the parallelization of the 3-D image reconstruction algorithm on the CBEA. The results show that the CBEA can achieve significant run time savings.

Published in:

2007 IEEE International Conference on Multimedia and Expo

Date of Conference:

2-5 July 2007