By Topic

Laser Annealed Junctions: Process Integration Sequence Optimization for Advanced CMOS Technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

15 Author(s)

We report a record 9% improvement in pMOS performance achieved by using non-melt laser annealing followed by spike-RTA in a conventional poly-Si/SiON CMOS flow. This is the highest pMOS gain with milli-second anneal reported to date, while maintaining at the same time a 7% nMOS gain. The gain is correlated not only to poly-depletion reduction but also to significant S/D resistance lowering. The latter is obtained by switching the annealing sequence, performing laser prior to the Spike-RTA anneal. Different integration sequences and the influence of the absorbing layer on dopants activation and diffusion are investigated in detail in this study. It enables significant transistor performance and short-channel effect improvement over a Spike-RTA reference.

Published in:

Junction Technology, 2007 International Workshop on

Date of Conference:

8-9 June 2007