By Topic

High-Q Integrated Inductor Using Post-CMOS Selectively Grown Porous Silicon (SGPS) Technique for RFIC Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

In this letter, a post-CMOS selectively grown porous silicon (SGPS) technique is proposed to improve the Q-factor of the integrated inductor. The inductors are fabricated in a standard RF CMOS process, and porous silicon layers are selectively grown after processing from the backside of the silicon wafer. For a 2.1-nH inductor fabricated in a 1 poly 3 metal 0.35- RF CMOS process, a 105% increase (from 9.5 to 19.4) in peak -factor is achieved. Furthermore, a 2.45-GHz CMOS voltage-controlled oscillator using the proposed SGPS inductor achieves 7.2-dBc phase noise improvement at 100-kHz frequency offset. The characteristics of the SGPS substrate have been extracted using the conventional lump element model, which shows that our SGPS technique increases the substrate impedance by one order magnitude without disturbing the inductor value. These results demonstrate that our post-CMOS SGPS technique is very promising for RF integrated circuit applications.

Published in:

Electron Device Letters, IEEE  (Volume:28 ,  Issue: 8 )