By Topic

Task Graph Generation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

There are many intelligent design tools available, which are being used at the highest level of abstraction. These tools are very effective in solving the hardware/software co-synthesis problems. These tools require the input specification of the problem to be in the form of one or more task graph. Currently, one major problem is that many real time embedded system designs are specified in high level programming languages, not task graphs. The designer can manually transform the input specification from the used computer language to a task graph form, but this job has tedious and error prone problems. The task graph generation described in this paper reduces the potential for error and time required by automating the task graph process

Published in:

Proceedings of the Twenty Third National Radio Science Conference (NRSC'2006)  (Volume:0 )

Date of Conference:

14-16 March 2006