By Topic

A Simulation Study on Dispatching Rules in Semiconductor Wafer Fabrication Facilities with Due Date-based Objectives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tsung-Che Chiang ; Department of Computer Science and Information Engineering, National Taiwan University, Taiwan, R.O.C. e-mail: ; Li-Chen Fu

This paper addresses the lot scheduling problem in the semiconductor wafer fabrication facilities. We provide a simulation study to examine the performance of sixteen existing dispatching rules on the tardy rate, mean tardiness, and the maximum tardiness. A public and representative test bed, the MIMAC (measurement and improvement of manufacturing capacities) test bed is used. The best rules with respect to each objective are identified through the experiments, and some findings are provided to be guidelines for designing new dispatching rules.

Published in:

2006 IEEE International Conference on Systems, Man and Cybernetics  (Volume:6 )

Date of Conference:

8-11 Oct. 2006