Referenced Items are not available for this document.
This brief presents an application-specific instruction-set processor (ASIP) for real-time Retinex image and video filtering. Design optimizations are addressed at algorithmic and architectural levels, the latter including a dedicated memory structure, an adapted pipeline, bypasses, a custom address generator and special looping structures. Synthesized in CMOS technology, the ASIP stands for its better energy-flexibility tradeoff versus reference ASIC and digital signal processing Retinex implementations.
Published in:
Circuits and Systems II: Express Briefs, IEEE Transactions on
(Volume:54
,
Issue:
7
)
Date of Publication: July 2007
- Page(s):
- 596 - 600
- ISSN :
- 1549-7747
- INSPEC Accession Number:
- 9607575
- Digital Object Identifier :
- 10.1109/TCSII.2007.896778
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 16 July 2007
- Issue Date :
- July 2007
- Sponsored by :
- IEEE Circuits and Systems Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
