By Topic

A Frequency-Translating Hybrid Architecture for Wide-Band Analog-to-Digital Converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jalali Mazlouman, S. ; British Columbia University, Vancouver ; Mirabbasi, S.

A parallel architecture for high-bandwidth analog-to-digital conversion is presented. The proposed architecture uses frequency translation along with multi-rate signal processing to digitize a wide-band continuous-time analog signal through an array of identical narrowband analog-to-digital converters (ADCs). The basic idea behind this structure is to decompose the input signal into smaller frequency (channels). Each channel is composed of a two-path system that includes mixers, identical low-pass filters and identical baseband ADCs. The signal in each two-path channel is sampled and digitized into narrowband quadrature signals. After digitizing the signal in each channel, the low-rate subband samples are upconverted back to their respective center frequencies, then filtered and combined to reconstruct the digital representation of the original wide-band input signal. The digital filters are designed to minimize the reconstruction error. The effects of some major nonidealities are discussed. Several simulation results are also presented to demonstrate the performance of the system.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:54 ,  Issue: 7 )