By Topic

DS2IS: Dictionary-based Segmented Signal Inversion Scheme for Low Power Dynamic Bus Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shang-Fang Tsai ; National Taiwan University of Sci. and Tech., Taiwan ; Shanq-Jang Ruan

As technology scales down to nanometer technology, coupling effects between neighboring wires have a significant impact on power consumption and signal integrity on on-chip interconnects. Especially, on-chip inductive effects need to be taken into account due to low-resistance metal interconnection and fast signal transition times in nowadays IC design. In this paper, we propose a low power bus encoding scheme which reduces the capacitive and inductive effects between bus wires simultaneously by the measurement of real RLC model. The experimental results showed that our approach can save power consumption of the bus up to 15%.

Published in:

Information Technology, 2006. ICIT '06. 9th International Conference on

Date of Conference:

18-21 Dec. 2006