By Topic

High Performance Computing in the Multi-core Area

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bode, A. ; Tech. Univ. Munchen, Munich

Summary form only given. Multi-core technologies, application specific accelerators and fault tolerance requirements are defining a new hardware basis for high performance computing systems. Multi-core will make evolve parallelism from a niche product in HPC to the standard programming model and, therefore, trigger new developments in languages, environments and tools. Accelerators and dynamic system behaviour from fault tolerance will make virtualization techniques necessary to support programmability. Energy efficiency as a new optimization target for HPCN systems will force future systems to bring all of these techniques together.

Published in:

Parallel and Distributed Computing, 2007. ISPDC '07. Sixth International Symposium on

Date of Conference:

5-8 July 2007