By Topic

Implementation of Hybrid Control for Motor Drives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Xuefang Lin-Shi ; Lab. Ampere, Inst. Nat. des Sci. Appliquees de Lyon, Villeurbanne ; Florent Morel ; Ana M. Llor ; Bruno Allard
more authors

This paper presents the implementation of a hybrid-control strategy applied to a permanent-magnet synchronous-motor (PMSM) drive. Hybrid control is a general approach for control of a switching-based hybrid system (HS). This class of HS includes a continuous process controlled by a discrete controller with a finite number of states. In the case of ac motor drives, in contrast to conventional vector control like proportional-integral control or predictive control, where the inverter is not taken into account by the controller, hybrid control integrates the inverter model and considers the state of the inverter as a control variable. It allows to obtain faster torque dynamics than vector-control algorithms. The hybrid control algorithm requires both computing velocity for real-time implementation and code flexibility for management of low-performance functions and analog-digital interfaces. Codesign appears as a promising methodology for partitioning hybrid-control algorithm between software (flexible) and hardware (velocity) while taking care of overall time constrains. In this paper, the implementation of hybrid-control algorithm for a PMSM drive is performed through a codesign approach on an Excalibur board, embedding a CPU-core (Nios-2 by Altera) inside an APEX20KE200EFC484-2X field-programmable gate array. The partitioning of software and hardware parts is explained. Experimental results show the effectiveness of the implementation. Performances, advantages, and limitations are discussed.

Published in:

IEEE Transactions on Industrial Electronics  (Volume:54 ,  Issue: 4 )