By Topic

Nanoscale and device level reliability of high-k dielectrics based CMOS nanodevices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Aguilera, L. ; Univ. Autonoma de Barcelona, Barcelona ; Amat, E. ; Rodriguez, R. ; Porti, M.
more authors

In this work, standard device level and nanoscale electrical tests have been carried out to evaluate the influence of the high-k and interfacial SiO2 layers on the degradation of HfO2/SiO2 gate stacks. At device level, the effect of static and dynamic electrical stresses has been investigated to evaluate the influence of the voltage polarity in the degradation of the gate stack. At nanoscale level, a Conductive Atomic Force Microscope (C-AFM) has allowed to separately investigate the effect of the electrical stress on the SiO2 and HfO2 layers. Both kinds of tests show that the SiO2 interfacial layer plays an important role in the degradation and breakdown of high-k gate stacks in CMOS advanced nanodevices.

Published in:

Electron Devices, 2007 Spanish Conference on

Date of Conference:

Jan. 31 2007-Feb. 2 2007