By Topic

Characterization of Cdv/dt Induced Power Loss in Synchronous Buck DC–DC Converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Qun Zhao ; Int. Rectifier, El Segundo ; Stojcic, G.

Good understanding of power loss in a high frequency synchronous buck converter is important for design optimization of both discrete and system level. Most of the power losses are relatively easy to quantify. The exception is the power loss associated with Cdv/dt induced turn on of the low-side metal oxide semiconductor field effect transistor (synchronous rectifier). This paper characterizes the Cdv/dt induced power loss in two ways. First, detailed device characterization, in-circuit testing, and modeling are used for a comparative loss calculation. This method offers detailed loss breakdown but requires specialized test equipment and is rather complicated and time consuming. A simple method is then introduced to accurately quantify the Cdv/dt loss. With this method, the Cdv/dt induced power loss on synchronous buck converters at different operation conditions can be readily assessed. The impacts of Cdv/dt induced loss on different applications are addressed. Finally, the design tradeoffs at both discrete and system levels are discussed.

Published in:

Power Electronics, IEEE Transactions on  (Volume:22 ,  Issue: 4 )