Referenced Items are not available for this document.
Built in self test for FPGAs has become an important area of research over the years. The current research focuses on the use of JHDL as an implementation tool for BIST. The research spans the design, simulation and JHDL implementation of a BIST scheme for testing the Look-Up Tables of a Xilinx SRAM based Spartan II FPGA. To the best of our knowledge, this is the first attempt by any researcher in using JHDL for implementing BIST on FPGAs.
Published in:
Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on
(Volume:2
)
Date of Conference: 6-9 Aug. 2006
- Page(s):
- 327 - 331
- ISSN :
- 1548-3746
- E-ISBN :
- 1-4244-0173-9
- Print ISBN:
- 1-4244-0172-0
- INSPEC Accession Number:
- 10355546
- Conference Location :
- San Juan
- Digital Object Identifier :
- 10.1109/MWSCAS.2006.382278
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
