By Topic

Yield, Power and Performance Optimization for Low Power Clock Network under Parametric Variations in Nanometer Scale Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chawla, T. ; Electron. Dept., Inst. Super. d''Electron. de Paris, Paris ; Amara, A. ; Vladimirescu, A.

Advancing in the nanometer regime, parametric variations has made yield a critical parameter to be included right in the beginning of the design process. Low power circuits have to be designed keeping in mind power consumption, minimum performance levels and yield and find the best compromise between all three. Statistical techniques, Monte Carlo Analysis, using log-normal model has been used to study the effect of parametric variations in leakage dominant 65 nm clock network design. Power supply (Vdd) and threshold voltage (Vth) scaling along with length and device sizing optimization is used to achieve best compromise among power consumption, delay and yield depending on the target application. General guidelines based on final application are given.

Published in:

Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on  (Volume:2 )

Date of Conference:

6-9 Aug. 2006