By Topic

A New Architecture for H.264 Variable Block Size Motion Estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chunlei Yang ; Dept. of Electron. Eng., Tsinghua Univ., Beijing ; Rong Luo ; Huazhong Yang

In an H.264 video encoder, motion estimation (ME) is the most time-consuming component. Several fast ME algorithms have been proposed to reduce the complexity of integer pixel ME (IME) computation, but few of them considered IME and fractional pixel ME (FME) together. Given the possibility of performance improvement through designing both IME and FME at the same time, a new hardware architecture is proposed for variable block size motion estimation with full search at 1/4 pixel accuracy. With the search range (SR) of [-20, +19] in both horizontal and vertical direction, the new architecture will save more than 50% computation time compared with full search algorithm (FS), while the cost is 50% increase of the sum of absolute differences (SAD) in average. The hardware implementation can achieve real-time operation at a frequency of 15 MHz for CIF format frame at 30 Hz.

Published in:

Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on  (Volume:2 )

Date of Conference:

6-9 Aug. 2006