By Topic

Compact Novel Floating Gate Offset Compensation Scheme with Low Sensitivity to Charge Injection, Clock Feedthrough and Leakage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Annajirao Garimella ; Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 88003, USA. ; Lalitha Mohana Kalyani-Garimella ; Jaime Ramirez-Angulo ; Ramon G. Carvajal
more authors

A compact novel input offset compensation scheme with reduced sensitivity to charge injection and leakage is introduced. It stores an amplified version of the offset that is applied during normal operation on the input side through a capacitive divider. Offset compensation takes place in a voltage additive manner in a separate path from the input signal. Experimental results of a MOSIS test chip fabricated in 0.5 mum AMI CMOS technology are shown that validate the proposed scheme.

Published in:

2006 49th IEEE International Midwest Symposium on Circuits and Systems  (Volume:1 )

Date of Conference:

6-9 Aug. 2006