By Topic

A High-Performance Low Cost SAD Architecture for Video Coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yufei, L. ; Shanghai Jiao Tong Univ., Shanghai ; Feng Xiubo ; Wang Qin

This paper presents a high-performance low cost sum of absolute difference (SAD) architecture for motion estimation, which consumes a lot of computation and resource in video coding. Unlike many hardware implementations based on complement adders, this paper features the comparison of unsigned numbers to generate partial results of SAD and determine minimum SAD. Furthermore, the compression array unit is implemented by 4-2 compressor. This general-purpose architecture is implemented with a 2-stage pipeline and it is suitable for block-based video compression standards, such as MPEG-4, H.263 and H.264/AVC. Performance analysis shows that compared with other SAD architectures, the proposed architecture reduces 15.3%-22.9% area at almost no cost of latency.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:53 ,  Issue: 2 )