By Topic

A Highly Compatible Architecture Design for Optimum FPGA to Structured-ASIC Migration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hee Kong Phoon ; Altera Corp. (M) S/B, Bayan Lepas ; Yap, M. ; Chuan Khye Chai

Structured-ASIC design provides a mid-way point between FPGA and cell-based ASIC design for performance, area and power, but suffers from the same increasing verification burden associated with cell-based design. In this paper we address a structured ASIC architecture fabric directly tie to FPGA prototype and functional in-system verification with a clean migration path to structured ASIC. Our goal is to leverage the power/delay/area benefits of structured ASIC technology vs. FPGA with a simple flow which maintains the benefits of FPGAs for ease of test, prototyping, characterization and pre-verification. We will go over the introduction of FPGA to structured-ASIC migration, the architecture of the logic fabric follow by the Lcell to Hcell mapping methodology which can eliminate the need of complicated verification effort and overview of the CAD flow.

Published in:

Semiconductor Electronics, 2006. ICSE '06. IEEE International Conference on

Date of Conference:

Oct. 29 2006-Dec. 1 2006