By Topic

A 10-Bit 50-MSPS Pipelined CMOS ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mohamad-Faizal Hashim ; AMS IC Design Group, Microsystems, MIMOS Berhad, Kuala Lumpur, Malaysia. Email: m ; Yuzman Yusoff ; Mohd. Rais Ahmad

This paper presents a 10-bit 50-MSPS pipelined ADC targeted to 0.35 um CMOS technology. The main characteristics of pipelined ADC such as signal to noise and distortion ratio (SNDR), spurious free dynamic range (SFDR), differential non-linearity (DNL), integral non-linearity (INL) and power consumption are simulated in HSPICEreg. In this simulation, a full-scale of Nyquist-frequency sine-wave input is used. The results show the designed pipelined ADC achieves a SNDR of 58 dB, SFDR of 70 dB, maximum differential nonlinearity (DNL) and integral nonlinearity (INL) are less than 0.5 least significant bit (LSB) and a power consumption of 350-mW.

Published in:

2006 IEEE International Conference on Semiconductor Electronics

Date of Conference:

Oct. 29 2006-Dec. 1 2006