Scheduled System Maintenance:
On April 27th, single article purchases and IEEE account management will be unavailable from 2:00 PM - 4:00 PM ET (18:00 - 20:00 UTC).
We apologize for the inconvenience.
By Topic

Design and Layout Techniques for the Optimization of nMOS SPDT Series-Shunt Switches in a 130nm SiGe BiCMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Comeau, J.P. ; Georgia Inst. of Technol., Atlanta ; Cressler, J.D. ; Mitchell, M.

This work investigates various design and layout optimization approaches for MOSFET-based series-shunt, single-pole double-throw (SPDT) switches in a commercially-available 130 nm silicon-germanium (SiGe) BiCMOS technology. The incorporation of deep-trench isolation, additional substrate contacts, and additional gate resistance for the series nMOS device are examined, and the impact of these design and layout optimizations on the switches insertion loss, bandwidth, isolation and linearity performance have been quantified across frequency. This experiment has yielded a SPDT switch with an insertion loss of - 1.4 dB, -1.5 dB, and -2.0 dB, at 5.8 GHz, 10 GHz, and 20 GHz, respectively, and an input-referred third-order intercept point (II P3) of 21 dBiu at 9.5 GHz, without the use of any process adders or additional supply voltages.

Published in:

Radio Frequency Integrated Circuits (RFIC) Symposium, 2007 IEEE

Date of Conference:

3-5 June 2007