By Topic

High-Q Integrated Inductor Using Post-CMOS Selective Grown Porous Silicon (SGPS) Technique for RFIC Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

This paper reports a new category of high-Q integrated inductor which is realized using post-CMOS selective grown porous silicon (SGPS) technique. The SGPS technique is used to effectively reduce low-resistivity silicon substrate loss. Different from other porous silicon (PS) based inductor techniques, this SGPS technique is completely post-CMOS based. The inductors are fabricated in standard RF CMOS process firstly and then Q-factors are improved through our proposed post-CMOS SGPS technique. For a 2.1 nH inductor fabricated in a standard 0.35 mum RF CMOS process, a 105% increase (from 9.5 to 19.4) in peak Q factor is obtained. Furthermore, a 2.45 GHz VCO using proposed SGPS inductor achieves 7.2 dBc phase noise improvement at 100 kHz frequency offset.

Published in:

Radio Frequency Integrated Circuits (RFIC) Symposium, 2007 IEEE

Date of Conference:

3-5 June 2007