By Topic

A Design Methodology for High-Speed Low-Power MCML Frequency Dividers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Massimo Alioto ; DII - Dip. di Ingegneria dell'Informazione, Università di Siena, v. Roma n. 56, 1-53 100 - Siena (Italy). malioto@dii.unisi.it ; Rosario Mita ; Gaetano Palumbo

A strategy to design high-speed low-power MOS current-mode logic (MCML) static frequency dividers is here proposed. Analytical criteria to exploit the speed potential of MCML gates are first introduced. Then, analytical criteria are formulated to progressively reduce the bias currents through the stages without affecting the divider operation speed, reducing the overall power consumption. The analytical approach allows for a deeper understanding of the power-delay trade-off involved in the design. In order to validate the theoretical derivations, SPICE simulation results on a 1:8 frequency divider by using a 0.18-mum CMOS process are given.

Published in:

2006 13th IEEE International Conference on Electronics, Circuits and Systems

Date of Conference:

10-13 Dec. 2006