By Topic

Optimized Design of a Digital IQ Demodulator Suitable for Adaptive Predistortion of 3rd Generation Base Station PAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Rebai, C. ; Ecole Superieure des Commun. de Tunis, Ariana ; Ayari, H. ; Ghazel, A. ; Boumaiza, S.
more authors

This paper presents an optimized design of a high-speed digital IQ demodulator intended for the implementation of the feedback path of an adaptive base band pre-distorter (DPD). Indeed, the optimization of the DPD linearization capability in terms of correction bandwidth and nonlinearity effects minimization is directly related to the accuracy and speed of the IQ demodulator. In this work, a digital IQ demodulator is designed, optimized and implemented in a Xilinx FPGA device. This allowed a high speed processing of about 200MHZ with a substantial reduction of the FPGA used gates.

Published in:

Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International Conference on

Date of Conference:

10-13 Dec. 2006