By Topic

Technology-Model-Product Parallel Design for High Performance and Rapid Time to Market 65nm Technology-Generation Microprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

18 Author(s)
L. R. Logan ; IBM Systems & Technology Group, 2070 Route 52, Hopewell Jct., NY, 12533, USA, llogan@us.ibm.com ; B. J. Greene ; K. McStay ; Q. Liang
more authors

Recently, 65 nm technology-based microprocessors have been introduced into high-end products such as games processors and high- performance servers [1]. As technology development in the modern-day relies more and more on non-traditional performance- leverage elements, there is an enhanced need to tighten the coupling between development, modeling, and design. We discuss the key challenges in the inter-related tasks of CMOS-technology development, early product engineering, and transition to full-volume manufacturing. In order to meet timely introduction to market, several key objectives must be pursued in a parallel fashion and must adhere to stringent timelines. The essence of this is the simultaneous development of (1) 65 nm process-technology (including continual process development geared towards minimization of variability) (2) highly accurate compact models and (3) product- design.

Published in:

2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference

Date of Conference:

11-12 June 2007