By Topic

Generation of transconductance-grounded-capacitor filters by signal-flow-graph methods for VLSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. A. Tan ; University of Minnesota, Department of Electrical Engineering, Minneapolis, USA ; R. Schaumann

A signal-flow-graph method for designing arbitrary transconductance-grounded-capacitor filters is described. The procedure is shown to result in a very methodical design and layout suitable for MOS VLSI technology. For LC ladder simulations, the method requires only capacitor arrays and all identical transconductances

Published in:

Electronics Letters  (Volume:23 ,  Issue: 20 )