Cart (Loading....) | Create Account
Close category search window
 

Monolithic photoreceiver integrating GaInAs PIN/JFET with diffused junctions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Renaud, J.C. ; Centre National d''Etudes des Telecommunications, Laboratoire de Bagneux, Bagneux, France ; N'Guyen, L. ; Allovon, M. ; Heliot, F.
more authors

A new integrated PIN/JFET using an original three-layer GalnAs structure has been developed in order to optimise both devices separately. Thanks to the good performances and high reliability of individual components, the sensitivity of such monolithic photoreceivers is ¿ 33.7 dBm for a 10¿9 bit error rate at 140 Mbit/s.

Published in:

Electronics Letters  (Volume:23 ,  Issue: 20 )

Date of Publication:

September 24 1987

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.