Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Parallel architecture for prototype training

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Zhu, M. ; Oakland University, Center for Robotics & Advanced Automation, Rochester, USA ; Loh, N.K. ; Khalaf, S. ; Siy, P.

The letter suggests an efficient parallel hardware architecture for prototype training in pattern recognition. Sample means and covariance matrices are computed by the same architecture and much attention is paid to the implementation of covariance matrices. A k2-chip of processor elements is used to implement covariance matrices.

Published in:

Electronics Letters  (Volume:22 ,  Issue: 21 )