By Topic

A design framework for FPGA-based dynamically reconfigurable digital controllers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Carlos Paiz ; Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany. paiz@hni.upb.de ; Boris Kettelhoit ; Mario Porrmann

During the past years, it has been shown that dynamic reconfiguration of FPGAs can be used to enhance the resource efficiency and flexibility of digital controllers. The authors have developed a system architecture, which allows the reconfiguration of FPGA-implemented controllers during runtime. Depending on the operating regions of the controlled plant different controllers can be dynamically loaded into the system. In this paper we present a design flow that enables an automated generation of such partial controllers. Furthermore, a high-level design entry allows a comfortable simulation of the controllers with sophisticated tools such as Matlab Simulink.

Published in:

2007 IEEE International Symposium on Circuits and Systems

Date of Conference:

27-30 May 2007