By Topic

A 12-mW Fully Integrated Low-IF dual-band GPS Receiver on 0.13-μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tamer A. Abdelrahim ; Dept. of Electrical Engineering, Ain Shams University, Cairo 11571, Egypt. Email: tamer ; Tarek Elesseily ; Ahmed Saad Abdou ; Khaled M. W. Sharaf

This paper presents the design of a dual-band L1/L2 global positioning system (GPS) receiver. A low-IF architecture was used for dual-band operation with analog on-chip image rejection. The receiver is composed of dual-band LNAs and down-conversion mixers, a complex variable-gain channel select filter, analog AGC loop, and a 2-bit analog-to-digital converter. The receiver is to be integrated with a phase-locked-loop synthesizer designed in another work (Elesseily and Sharaf, 2006), The digital tracking correlator of the receiver is designed and implemented on FPGA. The acquistion part of the digital receiver is still under development using embedded software. The digital correlator showed successful operation with a signal of -30dB SNR at the A/D output. Designed in a 0.13 μm CMOS technology, the receiver exhibits maximum gain of 112 and 115 dB, noise figures of 4.3 dB and 3.6 dB, and input compression points of -75 dBm and -78 dBm for L1 and L2 bands, respectively. The complex variable-gain channel select filter provides image rejection better than 25 dB and gain control range over 60 dB. The receiver consumes 12 mW from a 1.2-V supply.

Published in:

2007 IEEE International Symposium on Circuits and Systems

Date of Conference:

27-30 May 2007