By Topic

Power/Area Trade-Offs in Low-Power/Low-Area Unary-R-2R CMOS Digital-to-Analog Converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Babak Nejati ; University of California San Diego, Sequoia Communications, San Diego, CA. bnejati@ucsd.edu ; Larry Larson

Performance trade offs of unary-R-2R and unary-binary digital-to-analog converters are presented. It is shown that for a given resolution and sampling rate, the active area of the unary-binary converter grows as the operating current of the unit cells approaches the weak inversion region. At very low-currents, the unary-R-2R architecture has a large area advantage over the unary-binary architecture for medium resolution, medium-speed applications.

Published in:

2007 IEEE International Symposium on Circuits and Systems

Date of Conference:

27-30 May 2007