By Topic

Design and Implementation of Routing Scheme for Wireless Network-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yi Wang ; Center for Adv. Comput. Studies, Louisiana Univ., Lafayette, LA ; Dan Zhao

Modern embedded SoC design uses a rapidly increasing number of processing units for ubiquitous computing. When moving towards a billion-transistor era, ever increasing complexity, density and heterogeneity of embedded components exacerbate on-chip communication, which serves as the fabric to integrate these components and provide a communication mechanism among them. In order to bridge the widening gap between computation requirements and communication efficiency, the authors develop a new on-chip communication system, dubbed wireless network-on-chip (WNoC), by using the RoC technology. This paper mainly focused on the design and hardware implementation of a region-aided routing scheme that realizes loop-free, minimum path cost and high scalability for irregular WNoC infrastructure.

Published in:

Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on

Date of Conference:

27-30 May 2007