By Topic

Tradeoffs in the Design of CMOS Receivers for Low Power Wireless Sensor Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Key issues in wireless receivers for wireless sensor networks are discussed and existing implementations are compared. On the system level, a new method to determine power allocation is developed to ensure system requirements are met while minimizing power consumption. On the circuit level, several common designs are reevaluated in the context of low power design and the best choices for low power CMOS receiver design are given. A noise analysis shows that for extremely low power operation, the common gate LNA provides better noise performance over the commonly used common source design. Existing filters are compared and a figure of merit is used to determine the best architecture for low power design. Circuit simulations are used to show that a higher power limiting amplifier can reduce the overall receiver power for a given set of noise and gain specifications.

Published in:

Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on

Date of Conference:

27-30 May 2007