By Topic

Efficient Color Space Conversion using Custom Instruction in a RISC Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Muhammad Bilal ; Department of Computer Science and Engineering, Lahore University of Management Sciences, Sector-U, D.H.A., Lahore 54792, Pakistan. ; Shahid Masud

A new architecture for color space conversion in RGB to YCbCr domain has been proposed. The architecture exploits the similarity in bit-planes of a natural image to bring the algorithmic efficiency of distributed arithmetic (DA) approach close to that of a full multiplier design. Modifications have been carried out in DA to further reduce the computational complexity by a factor of two for most natural images. The color space conversion architecture has been incorporated in OR1200 open source IP processor core to provide custom instruction. Simulation and synthesis results on Xilinx FPGA are provided.

Published in:

2007 IEEE International Symposium on Circuits and Systems

Date of Conference:

27-30 May 2007