By Topic

Conductivity changes in tungsten silicide films due to rapid thermal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
T. S. Jayadev ; Lockheed Palo Alto Research Laboratory, Electro-optics Laboratory, Palo Alto, USA ; A. Joshi

Several limitations of the polysilicon gate in VLSI have led to the development of a silicide/polysilicon material as all alternative to polysilicon. Recently, rapid thermal processing has been investigated for annealing such polycide films. We report here the electrical-conductivity changes during the process of rapid thermal annealing in CVD tungsten silicide films. It is shown that electrical resistivity initially increases due to changes in the silicon to tungsten ratio and then drops to about one-tenth of the initial value, thus suggesting a minimum time and power required for achieving low-resistivity tungsten silicide films in VLSI interconnections.

Published in:

Electronics Letters  (Volume:20 ,  Issue: 14 )