By Topic

Method to sequentially address a large memory, suitable for LSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
R. Sundblad ; Linkoeping University, Linkoeping, Sweden

A method to sequentially generate addresses to an external memory is described. The method which is based on a PRBS-generator minimises area and power consumption and maximises speed when used in IC design. The method has been tested in a dynamic memory-controller chip which was fabricated in metal gate CMOS technology.

Published in:

Electronics Letters  (Volume:19 ,  Issue: 13 )