The use of systolic arrays of 1-bit cells to implement circular convolution and DFTs is described. The architecture is very well suited to VLSI implementation. It is shown that considerable simplification of the architecture is possible for real-valued DFTs.
Published in:
Electronics Letters
(Volume:18
,
Issue:
18
)
Date of Publication: September 2 1982