Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Integrated MOS four-quadrant analogue multiplier using switched-capacitor technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yasumoto, M. ; Nippon Electric Co. Ltd., Microelectronics Research Laboratories, Kawasaki, Japan ; Enomoto, T.

A fully integrated four-quadrant analogue multiplier based on switched-capacitor technique for realisation of high-speed and high-density analogue LSIs was developed using a MOS VLSI process. Excellent characteristics such as low total harmonic distortion of ¿50 dB for two input signals of 1 Vp-p, large dynamic range of 80 dB and fast operation speed of 2 MHz clock rate were obtained. Application to convolvers and correlators is also demonstrated.

Published in:

Electronics Letters  (Volume:18 ,  Issue: 18 )