Cart (Loading....) | Create Account
Close category search window
 

New clock feedthrough cancellation technique for analogue MOS switched-capacitor circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Martin, K. ; University of California, Department of Electrical Engineering, Los Angeles, USA

A new technique for minimising DC offsets caused by clock feedthrough in switched-capacitor circuits is presented. Unlike some techniques presented in the past, the clock feedthrough cancellation is dependent only on matching and the common mode rejection ratio of the op-amps. The technique is quite general and can be applied to most switched-capacitor circuits that use differential input op-amps.

Published in:

Electronics Letters  (Volume:18 ,  Issue: 1 )

Date of Publication:

January 7 1982

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.