Cart (Loading....) | Create Account
Close category search window
 

Designing synchronous circuits with partial asynchronous operation using clocked flip-flops with d.c. inputs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dervisoglu, B.I. ; University of Edinburgh, Department of Computer Science, Edinburgh, UK ; Sholl, H.A.

A practical design technique is developed that takes advantage of four inputs, J, K, S and R, often available on flip-flops to design circuits involving both synchronous and asynchronous behaviour. A compact state-table representation is described, along with the requirements for state reduction, assignment and circuit realisation. The technique can produce a saving in logic complexity over completely asynchronous designs.

Published in:

Electronics Letters  (Volume:10 ,  Issue: 14 )

Date of Publication:

July 11 1974

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.